Please amend the claims as follows:

- 1 (Once amended) A method for developing fully functional transparent memory modules using
- 2 [chip] independent memory parts, comprising the steps of:
- 3 testing the parts for failed segments;
- 4 sorting the parts according to the results of the testing;
- 5 identifying failed and working segments in [the] selected parts; and
- 6 combining the working segments [amongst] of different selected memory parts, including working
- 7 segments of at least one partially defective memory part [parts, in an effective manner to create an
- 8 effective] to form a fully functional transparent memory module.
 - 3. (Once amended) The method of claim 1, wherein at least one of the memory parts is a package.
- 1 4. (Once amended) The method of claim 1, <u>further comprising</u>:
- 2 <u>testing the completed memory module as to its operational status to approve the module for use or</u>
- 3 to identify any operating problems; and, as required, changing the combination of working segments
- 4 of memory parts to overcome any such identified problem [wherein at least one of the parts must be
- 5 replaced by a substitute part].
- 1 5.(once amended) A memory module formed [made] by the method of claim 4 [, wherein the memory
- 2 module is made up of repaired and the substituted parts].
- 1 6. (once amended) The method of claim 1, wherein the combination of working segments is done by
- 2 patching using solder-dot connections [to provide a logical oring of sets of I/O lines] on a printed
- 3 circuit board.

l

6

- 8. (Once amended) A method for developing effective chip-on-board memory modules, using a
- 2 <u>selected</u> combination of <u>independent</u> partially refective memory parts and good memory parts,
- 3 comprising the steps of:
- 4 assembling the <u>selected</u> parts <u>as primary parts and backup parts</u> onto a chip-on-board <u>memory</u>
- 5 module assembly;
 - testing the module for failed I/Q lines in the parts;
- 7 identifying the operating segments in the parts, including operating segments in at least one of the
- 8 partially defective memory pages; and
- 9 combining the working segments of a partially defective primary part with required working
- 10 segments of backup parts [an effective manner to create] to form an effective fully functional
- 11 transparent memory module.

A3

34

-3-

	· · · · · · · · · · · · · · · · · · · 	
7	1	12. (Once amended) A process for patching primary memory parts with [partially defective] backup
	2	memory parts to form [create] a memory module functionally [transparant] transparent to the user,
	3	comprising the steps of:
	4	testing the primary memory parts and the [partially defective] backup memory parts before
	5	mounting the parts on a board;
0.4	6	identify operating and failed segments of the primary parts and of the [partially defective] backup
JA!	7	memory parts;
•	8	determining which operating I/O lines from the [partially defective] backup memory parts to use
`.	9	for patching the failed segments of the primary parts; and
	10	substituting said determined operating I/O lines from the backup parts for failed lines in the failed
	11	segments of one or more primary parts [part components] to form a [resultant] completed memory
	12	module.
,	1	15. (Once amended)The method of claim 12, further comprising;
	2	testing the completed memory module as to its operational status to approve the module for use or
	3	to identify any operating problems; and, as required,
	4	the step of replacing at least one of the parts with a replacement part to overcome any such
α^{5}	5	identified operating problem.
Ot		method
Ct	1	16. (Once amended) A memory module made by the process-of claim 15, wherein the memory module
	2	comprises all good, [repaired] <u>partially defective</u> , and [the] replacement parts.
	1	17. (Once amended) The method of claim 12, wherein the patching is done by using solder-dot
	2	connections [to provide a logical oring of sets of I/O lines] on a printed circuit board.
۰	1	24. (Once amended) A memory module made by the process of claim 19, wherein the memory
Qφ	2	module comprises all good, partially defective and [the] replacement parts.
2 m	,	
α	1	31. (Once amended) [A module made by the process] The module of claim 27, wherein the module
U/	2	comprises all good, partially defective and [the] replacement parts.
	حنا	/
	1 1	50. (Once amended) A process for selecting primary parts and [partially defective] backup parts on a
	2	chip-on-board module assembly, comprising the steps of:
08	3	performing a wafer test on a memory die;
A	4	selecting [a combination of] <u>As primary</u> parts, dies that have a reasonable probability of being
	5	patched successfully;
	6	selecting backup parts for assembly on a PC module;
,	<i>j</i> 7	assembling the selected primary and backup parts on the PC module;
	(

•

applying a plastic [overcoating] over coating to the assembled parts; and test the module using a chip test applied at the module pins. 1 51. (Once amended) The process of claim 59, further comprising the steps of: 2 assigning a bar code to the module to identify failed bits; 3 fill in the solder-dot locations of the primary parts, the solder-dot locations of the back-up parts 4 are left open; 5 test the module on a full function circuit tester, wherein failed bits are noted, and the module is assigned a bar-code identifying the failed bits; 7 generate patching instruction charts for the module, wherein the development of the patching 8 instruction charts includes an optimization pass designed to maximize use of smaller patch parts, 9 leaving the larger parts [available] available for patching later-discovered failures; 10 disconnect solder-dot connections [ont] on the primary parts to isolate [the] any failed line; 11 fill the solder-dot connections to patch in [the substitute] substitute lines, the solder-dot connections selected as identified in the patching instruction charts; 12 13 re-test the module, including high temperature stress testing of the module. `.<u>'</u>'j 53. (Once amended) A memory module made up of primary parts and partially defective backup - 2 parts, comprising: 3 at least four primary parts, the primary parts having at least one line failure, and the primary parts 4 are [layed] laid out horizontally with a card edge; 5 at least four partially defective parts; 6 a module PC board containing a pattern of solder-dot connections, the solder-dot connections 7 allowing any failing primary part I/O lines to be replaced by I/O substitute lines from the backup 8 parts; 9 wherein the failing line is disconnected from the primary part by removing the solder of its solder 10 dot connection and the substitute line is connected by filling the applicable solder-dot, the replacement 11 line having the equivalent function as the failing line so that the module is transparent to the user. 1 56. (Once amended) The memory module of claim 53, wherein at least one of the primary parts is an 2 extended [a extedned] data out part that runs at about 60 nsec. 1 60. (Once amended) The memory module of claim 53, further comprising a variable voltage regulator, 2 the variable voltage regulator connected to the module PC board, wherein the variable voltage 3 regulator works with the extended data out primary part by tying [tieing] output enable to ground. ľ 61. (Once amended) The memory module of claim 53, further comprising a variable voltage regulator, 2 the variable voltage regulator connected to the module PC board, wherein the variable voltage

n de la companya de l

- 1 65. (Once amended) [Any method for testing] Testing of the die level to decide the packaging type
- 2 and the mixture of parts to be used on a premory module for optimum utilization, comprising the steps
- 3 of; test a wafer; identify the working and [nonworking] non-working segments in the parts; optimize
- 4 utilization of working segments using decision tables to decide optimum packaging or combination of
- 5 devices on a module.

Please add the following claims:

- 1 66. A memory module comprising:
- 2 primary part memory means for storing data;
- independent backup part memory means for storing data;
- 4 connection means for selectively substituting an operational I/O data line of said backup memory
- 5 means for a failed I/O data line of said primary memory means.

5 mb 5 mb 5

:1

- 67. A memory module in accordance with claim 66 wherein:
- 2 said memory module has a target memory capacity X,
- 3 said primary part memory means has a memory capacity X minus the capacity of any defective
- 4 I/O data lines therein; and
- 5 said independent backup part memory/ means has available memory capacity at least equal to the
- 6 capacity of said defective I/O data lines.
- 1 68. A memory module in accordance with claim 66 wherein:
- 2 said connection means comprises/a pattern of solder dot connections.
- 1 69. A memory module in accordance with claim 66 wherein:
- 2 said connection means compfises a pattern of jumper wire connections.
- 1 70. A memory module in accordance with claim 66 wherein:
- 2 said primary part memory means comprise 1MX16 parts; and
- 3 said backup part memory means comprise 1MX4 parts.

Sub '

2

- 71. A method for constructing a fully functional memory module which utilizes partially defective independent memory circuit parts comprising:
- 3 (a) testing and classifying memory/parts in a set of defined classifications
- 4 (b) selecting a primary memory part having a selected classification;
- 5 (c) selecting a backup memory part having a selected different classification; and
- 6 (d) constructing a memory module wherein: any defective data lines of the selected primary
- memory part are replaced/by operational data lines of the backup circuit structure.

37